

Developing Custom Applications at Wafer-Scale

Leighton Wilson

leighton.wilson@cerebras.net

SC24



Cerebras Wafer-Scale Engine (WSE-3)

The Largest Chip in the World

900,000 cores optimized for sparse linear algebra

46,225 mm² silicon

4.0 trillion transistors

44 Gigabytes of on-chip memory

21 PByte/s memory bandwidth

214 Pbit/s fabric bandwidth

5nm process technology

Cluster-scale acceleration on a single chip


Cerebras CS System

The world's most powerful AI and HPC accelerator

- Powered by WSE
- Install, deploy easily into a standard rack
- Programmable via our SDK or PyTorch



CS Architecture Basics



Logical 2D array of individually programmable Processing Elements

Flexible compute

- ~900,000 general purpose CPUs
- 16- and 32-bit native FP and integer data types
- **Dataflow programming**: Tasks are activated or triggered by the arrival of data packets

Flexible communication

- Programmable router
- Static or dynamic routes (**colors**)
- Data packets (**wavelets**) passed between PEs
- Single cycle PE-to-PE communication

Fast memory

- 48 kB SRAM per PE for data and instructions
- 1 cycle read/write

Cerebras Supports Two Programming Paradigms

For AI Users, Cerebras ML stack provides **familiar, high-level** programmability with popular ML frameworks and compatibility with 3P model repos and ML Ops tools

 PyTorch



Hugging Face



Weights & Biases

For HPC Users, Cerebras SDK provides **flexible, lower-level** programmability and access to HW performance features.

Cerebras SDK & CSL

Cerebras SDK

A general-purpose parallel-computing platform and API allowing software developers to write custom programs (“kernels”) for Cerebras systems.

Language

CSL: Cerebras Software Language

Host APIs with Python

Libraries

Optimized primitives

Tools

Visualization

Debugger

Simulator

The screenshot displays the Cerebras SDK GUI with the following components:

- Colors:** A list of color selection options: Select All, 1 x_in, 2 Ax_out, 3 y_out, 4 b_in.
- Grid Visualization:** A 6x6 grid of nodes with colored connections. A central 2x2 area is highlighted with a black box.
- Symbols:** A table listing symbols and their types:

Name	Type
A	NOTYPE
Ax_temp	NOTYPE
memcpy	NOTYPE
memset	NOTYPE
memcpy	FUNC
- Instruction Trace:** A table showing execution details:

Cycle	OP Addr	OP Name	Dest	Src0
344	0x3120	s class	0x0 (0x38b7)	0x0 (0x3040)
- Source Code:** A code editor showing C code:

```
1 var global: i16 = 0;
2 color main_color = 0;
3 color output_color = 1;
4 color output_color = 1;
5 const dsd = @get_dsd(fabout_dsd, {fabric_color =
  output_color, extent = 1});
6
7 task main_task(wavelet_data: i16) void {
```
- Wavelet Trace:** A table showing wavelet execution:

Cycle	Color	Ctrl	Link	Header
3	3	0	W	0x0000
1890	3	0	E	0x0000

SDK Example Programs Available

Repository: github.com/Cerebras/csl-examples

- Introductory Tutorials
- GEMV
- GEMM
- Cholesky Decomposition
- 1D and 2D FFT
- 7-Point Stencil SpMV
- Power Method
- Conjugate Gradient
- Preconditioned Conjugate Gradient
- Finite Difference Stencil Computations
- Mandelbrot Set Generator
- Shift-Add Multiplication
- Hypersparse SpMV
- Histogram Computation

SDK Usage and Impact

Over the past year, SDK has evolved from a closed tool requiring NDA access to a public platform for Wafer-Scale Computing. We're supporting more research and publications than ever.

Near-Optimal Wafer-Scale Reduce

Piotr Luczynski
Department of Computer Science
ETH Zurich

Lukas Gianinazzi
Department of Computer Science
ETH Zurich

Patrick Iff
Department of Computer Science
ETH Zurich

Matrix-Free Finite-Volume Kernels on a Dataflow Architecture

Authors: Ryuichi Sai (Rice University); Francois Hamon (TotalEnergies E&P Research and Technology USA, LLC); John Mellor-Crummey (Rice University); and Mauricio Araya-Polo (TotalEnergies E&P Research and Technology USA, LLC)

Abstract: Fast and accurate numerical simulations are crucial for designing large-scale geological carbon storage projects ensuring safe long-term CO2 containment -- as a climate change mitigation strategy. These simulations involve solving numerous large and complex linear systems arising from the implicit Finite-Volume (FV) discretization of PDEs governing subsurface fluid flow. Compounded with highly detailed geo-models, solving linear systems is computationally and memory expensive, and accounts for the majority of the simulation computing time. Modern intricate memory hierarchical systems are insufficient to overcome the challenges of large-scale numerical simulations. Therefore, exploring algorithms that can leverage alternative and balanced paradigms, such as dataflow and in-memory computing is crucial. This work introduces a matrix-free algorithm to solve FV-based linear systems using a dataflow architecture to significantly minimize memory bottlenecks. Our implementation achieves two orders-of-magnitude speedup compared to a GPGPU-based reference implementation, and up to 1.2 PFlops on a single dataflow device.

and various other HPC applications [35, 38, 51, 58]. However, maximizing performance on this architecture necessitates tailoring communication patterns to its unique characteristics. This need motivates our investigation of Reduce and AllReduce on the WSE.

1.2 Limitations of state-of-the-art

Current wafer-scale Reduce and AllReduce implementations are primarily optimized for extreme vector sizes. This means they are suboptimal for the intermediate and variable vector lengths typ-

Monte Carlo with Single-Cycle Latency: Optimized Cross Section Lookup Kernel for AI Accelerators

John Tramm^{1,*}, Bryce Allen^{1,2}, Kazutomo Yoshida^{1,3}

Profile Algorithms on the Cerebras Wafer-Scale Engine

Vyas Giridharan

CereSZ: Enabling and Scaling Error-bounded Lossy Compression on Cerebras CS-2

Anonymous Author

Scaling the "Memory Wall" for Multi-Dimensional Seismic Processing with Algebraic Compression on Cerebras CS-2

Hatem Ltaief
Yuxi Hong
Extreme Computing Research Center

Using Wafer-Scale AI Hardware for Case Study in Developing a Monte Carlo Simulation for Geophysics

ETH
Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich



Communication Collectives for the Cerebras Wafer-Scale Engine


Automated Code Generation of High-Order Stencils for a Dataflow Architecture

Authors: Ryuichi Sai, John Mellor-Crummey, and Jinfan Xu (Rice University) and Mauricio Araya-Polo (TotalEnergies E&P Research and Technology USA, LLC)

Abstract: Finite-difference methods based on high-order stencils are widely used in seismic simulations, weather forecasting, and computational fluid dynamics. Recently, multiple research groups have begun exploring the use of dataflow architectures, such as Cerebras' wafer-scale engine, to accelerate stencil computations. However, implementations of stencil computations for dataflow architectures must address unique challenges, such as managing the routing of data communications and accommodating a significantly constrained memory footprint. These make hand-crafting code for a dataflow architecture difficult and time-consuming. This paper describes a framework for developing portable, high-performance implementations of stencil computations for modern node architectures. The paper focuses on code generation strategies for the Cerebras wafer-scale engine, including code generation of router configurations and sequencing of communication for high-order stencils. A 25-point star-shaped stencil written using our tool is 7x shorter than hand-crafted code written in Cerebras Software Language (CSL), and it delivers comparable performance to manually written code.

Trackable Agent-based Evolution Models at Wafer Scale

Matthew Andres Moreno^{1,2,3,*}, Connor Yang⁴, Emily Dolson^{5,6}, and Luis Zaman^{1,2}
¹Department of Ecology and Evolutionary Biology, University of Michigan, Ann Arbor, United States
²Center for the Study of Complex Systems, University of Michigan, Ann Arbor, United States
³Michigan Institute for Data Science, University of Michigan, Ann Arbor, United States
⁴Undergraduate Research Opportunities Program, University of Michigan, Ann Arbor, United States
⁵Department of Computer Science and Engineering, Michigan State University, East Lansing, United States
⁶Program in Ecology, Evolution, and Behavior, Michigan State University, East Lansing, United States
*corresponding author: morenoma@umich.edu



Finite-Volume Flux


françois P. Hamon
TotalEnergies EP Research & Technology US, LLC.
Houston, Texas, USA

Randolph R. Settigast
Lawrence Livermore National Laboratory
Livermore, California, USA

Trackable Agent-based Evolution Models at Wafer Scale

Matthew Andres Moreno^{1,2,3,*}, Connor Yang⁴, Emily Dolson^{5,6}, and Luis Zaman^{1,2}
¹Department of Ecology and Evolutionary Biology, University of Michigan, Ann Arbor, United States
²Center for the Study of Complex Systems, University of Michigan, Ann Arbor, United States
³Michigan Institute for Data Science, University of Michigan, Ann Arbor, United States
⁴Undergraduate Research Opportunities Program, University of Michigan, Ann Arbor, United States
⁵Department of Computer Science and Engineering, Michigan State University, East Lansing, United States
⁶Program in Ecology, Evolution, and Behavior, Michigan State University, East Lansing, United States
*corresponding author: morenoma@umich.edu



Abstract
Continuing improvements in computing hardware are poised to transform capabilities for *in silico* modeling of cross-scale phenomena underlying major open questions in evolutionary biology and artificial life, such as transitions in individuality, eco-evolutionary dynamics, and rare evolutionary events. Emerging ML/AI-oriented hardware accelerators like the 850,000 processor Cerebras Wafer



Multiplication on Cerebras WSE-2: Evaluating Algorithms in Spatial Computing

Filip Dobrosavljević
do Filip@student.ethz.ch
ETH Zurich
Switzerland

Torsten Hoefler
torsten.hoefler@inf.ethz.ch
ETH Zurich
Switzerland



SDK Usage and Impact

Over the past year, SDK has evolved from a closed tool requiring NDA access to a public platform for Wafer-Scale Computing. We're supporting more research and publications than ever.

Near-Optimal Wafer-Scale Reduce

Piotr Luczynski
Department of Computer Science
ETH Zurich

Lukas Gianinazzi
Department of Computer Science
ETH Zurich

Patrick Iff
Department of Computer Science
ETH Zurich

Matrix-Free Finite-Volume Kernels on a Dataflow Architecture

Authors: Ryuichi Sai (Rice University); Francois Hamon (TotalEnergies E&P Research and Technology USA, LLC); John Mellor-Crummey (Rice University); and Mauricio Araya-Polo (TotalEnergies E&P Research and Technology USA, LLC)

Abstract: Fast and accurate numerical simulations are crucial for designing large-scale geological carbon storage projects ensuring safe long-term CO2 containment -- as a climate change mitigation strategy. These simulations involve solving numerous large and complex linear systems arising from the implicit Finite-Volume (FV) discretization of PDEs governing subsurface fluid flow. Compounded with highly detailed geo-models, solving linear systems is computationally and memory expensive, and accounts for the majority of the simulation computing time. Modern intricate memory hierarchical systems are insufficient to overcome the challenges of large-scale numerical simulations. Therefore, exploring algorithms that can leverage alternative and balanced paradigms, such as dataflow and in-memory computing is crucial. This work introduces a matrix-free algorithm to solve FV-based linear systems using a dataflow architecture to significantly minimize memory bottleneck. Our implementation achieves two orders-of-magnitude speedup compared to a GPGPU-based reference implementation, and up to 1.2 PFlops on a single dataflow device.

Stefano Sensi
University of Rome

Torsten Hoefler
Department of Computer Science
ETH Zurich

and various other HPC applications [35, 38, 51, 58]. However, maximizing performance on this architecture necessitates tailoring communication patterns to its unique characteristics. This need motivates our investigation of Reduce and AllReduce on the WSE.

1.2 Limitations of state-of-the-art
Current wafer-scale Reduce and AllReduce implementations are primarily optimized for extreme vector sizes. This means they are suboptimal for the intermediate and variable vector lengths typ-

Profile Algorithms on the Cerebras Wafer-Scale Engine

Vyas Giridharan

CereSZ: Enabling and Scaling Error-bounded Lossy Compression on Cerebras CS-2


Anonymous Author

Trackable Agent-based Evolution Models at Wafer Scale

Matthew Andres Moreno^{1,2,3,*}, Connor Yang⁴, Emily Dolson^{5,6}, and Luis Zaman^{1,2}

- ¹Department of Ecology and Evolutionary Biology, University of Michigan, Ann Arbor, United States
 - ²Center for the Study of Complex Systems, University of Michigan, Ann Arbor, United States
 - ³Michigan Institute for Data Science, University of Michigan, Ann Arbor, United States
 - ⁴Undergraduate Research Opportunities Program, University of Michigan, Ann Arbor, United States
 - ⁵Department of Computer Science and Engineering, Michigan State University, East Lansing, United States
 - ⁶Program in Ecology, Evolution, and Behavior, Michigan State University, East Lansing, United States
- *corresponding author: morenoma@umich.edu

Abstract
Continuing improvements in computing hardware are poised to transform capabilities for *in silico* modeling of cross-scale phenomena underlying major open questions in evolutionary biology and artificial life, such as transitions in individuality, eco-evolutionary dynamics, and rare evolutionary events. Emerging ML/AI-oriented hardware accelerators like the 850,000 processor Cerebras Wafer



ETH
Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Using Wafer-Scale AI Hardware for Case Study in Developing a Monte Carlo Simulation

Communication Collectives for the Cerebras Wafer-Scale Engine

Automated Code Generation of High-Order Stencils for a Dataflow Architecture

Authors: Ryuichi Sai, John Mellor-Crummey, and Jinfan Xu (Rice University) and Mauricio Araya-Polo (TotalEnergies E&P Research and Technology USA, LLC)

Abstract: Finite-difference methods based on high-order stencils are widely used in seismic simulations, weather forecasting, and computational fluid dynamics. Recently, multiple research groups have begun exploring the use of dataflow architectures, such as Cerebras' wafer-scale engine, to accelerate stencil computations. However, implementations of stencil computations for dataflow architectures must address unique challenges, such as managing the routing of data communications and accommodating a significantly constrained memory footprint. These make hand-crafting code for a dataflow architecture difficult and time-consuming. This paper describes a framework for developing portable, high-performance implementations of stencil computations for modern node architectures. The paper focuses on code generation strategies for the Cerebras wafer-scale engine, including code generation of router configurations and sequencing of communication for high-order stencils. A 25-point star-shaped stencil written using our tool is 7x shorter than hand-crafted code written in Cerebras Software Language (CSL). It delivers comparable performance to manually written code.

Scaling the "Memory Wall" for Multi-Dimensional Seismic Processing with Algebraic Compression on Cerebras CS-2

Hatem Ltaief
Yuxi Hong
Extreme Computing Research Center

Trackable Agent-based Evolution Models at Wafer Scale

Matthew Andres Moreno^{1,2,3,*}, Connor Yang⁴, Emily Dolson^{5,6}, Luis Zaman^{1,2}, *morenoma@umich.edu

University of Michigan, Ecology and Evolutionary Biology, Computer Science, HPCAS, Michigan State University, Computer Science, Ecology, Evolution, and Behavior

Objective
Apply emerging AI/ML hardware accelerators to achieve orders-of-magnitude scale-up of evolutionary computation population sizes, while maintaining diagnostic phylogeny telemetry.

On-device Performance
- 562,500 processors (750x750 WSE array)
- 18 million population size
- 17k generations per second w/ tracking

Reconstruction Validation
Test correctness of tracking/reconstruction using hardware emulator.
• Genomes are tagged based on their origin order to measure relatedness between two simulation progresses.
• After neural evolution, one genome is sampled, then their annotations are used to approximate evolutionary tree.
• Check if genomes from same origin are grouped together.

Methods
Cerebras Wafer-Scale Engine (WSE) consists of 850,000 processors, arranged in 2D grid. Highly-distributed architecture. Emblematic of emerging AI hardware accelerators. Apply island model population structure with asynchronous migration between processors. Each chip consists of hundreds of thousands of interconnected processing elements (PEs). The router connects to each PE by its four neighbors, allowing it to send and receive messages.

On-device Evolution Trial
a) purifying regime
b) adaptive regime

Future Directions
• Further benchmarking and scaling tests on algorithms in Rust and C++ for multi-processor.

Towards Scalable Quantum Simulation on Wafer-Scale Engines

Ben Phillips, Dylan Kneidel, Alvir Nobel, and Eason El-Azaby
Department of Electrical Engineering and Computer Science (EECS), University of Kansas (KU)



Introduction and Motivation	Related Work	System Overview
Quantum simulation is a promising application of quantum computing. However, current quantum simulators are limited by the number of qubits and the depth of the quantum circuits. This work introduces a new architecture for quantum simulation on wafer-scale engines.	Quantum simulation on GPUs, FPGAs, and ASICs. Comparison with other architectures.	Architecture overview showing the flow from input to output.
Methodology	Performance Evaluation	Results and Analysis

Performance Evaluation
Throughput: 1000 simulations per second. Memory usage: 1GB per simulation.

Multiplication on Cerebras WSE-2: Evaluating Algorithms in Spatial Computing

Filip Dobrosavljević
doflip@student.ethz.ch
ETH Zurich
Switzerland

Torsten Hoefler
torsten.hoefler@inf.ethz.ch
ETH Zurich
Switzerland



Finite-Volume Flux Calculation

François P. Hamon
TotalEnergies EP Research & Technology US, LLC.
Houston, Texas, USA

Randolph R. Settigast
Lawrence Livermore National Laboratory
Livermore, California, USA

Optimizing Allreduce in the Cerebras Wafer Scale Engine



SDK Access

Get local access to the SDK simulator!

- Email developer@cerebras.net for access

Join the Cerebras Developer Community

- Forums at discourse.cerebras.net

View our public SDK examples GitHub repository

- See github.com/Cerebras/csl-examples

Partner systems at ANL, EPCC, PSC, LRZ, ...

Questions? leighton.wilson@cerebras.net



discourse.cerebras.net



cerebras.net/developers/sdk-request