Tenstorrent High Performance Computers for HPC & AI

@SC24 Nov 20, 2024

Highlights:

HPC Software roadmap – AI – Enable every level of Developers

• AI HPC

- o Leverage work from "Pure" AI stack
- o Flexible entry points for high level model and python developers

HPC Software roadmap – AI HPC

- o Developers are tired of needing to understand everything before they get started
- o Enable users to use the models they have to get reasonable performance
- o Focus on enabling perfomance at every level, and meet developers where they are

• Classical HPC

- o Leverage work from AI stack MLIR
- o Flexible entry points for developers
- o Leverage and contribute to the Open Source community
- o Provide users a friendly, familiar baseline to start, enable tooling to go further

Why AI Needs Both RISC-V Cores and AI Accelerators

Tensix cores are ideal for big math operations:

- Vector calculations
- Matrix arithmetic
- Large data sets

Merging Tensix cores and CPU cores on the same die:

- Lowers latency
- Boosts utilization
- Increases ML performance

CPU cores are ideal for:

- Conditionality
- Traditional math
- High performance
- Robust programmability

ML Developers need both CPU and AI cores to build dynamic models of the future that are not possible today due to latency and utilization problems of using the host CPU.

TT-Metalium : Tenstorrent's Low-Level Programming Framework

- TT -Metalium TM is a groundbreaking lowlevel programming framework designed to harness the power of Tenstorrent's parallel processing cores
- Each processing core in our Tensix architecture contains 5 "baby RISC-V" cores: 3 programmable cores and 2 cores for Network-on-Chip (NoC) management
- Our framework aims to maximize performance, efficiency, and flexibility

Tensix Core – Data Movement

Performance

TT Tensix HPC Software Plan

2025-2026 Today

Micro-Architecture:

All RISC-V Programmable

All RISC-V Programmable Baby RISC-Vs

Router **ETH** controller *Compute Data Movement Storage* RISC-V RISC-V RISC-V RISC-V user kernel user kernel

DRAM Bank controller

user kernel

All RISC-V Programmable *Within the Tensix Core*

- 5 baby RISC-Vs
- 32-bit RISC-V ISA

GALAXY

All RISC-V Programmable *Within the Tensix Core*

- 5 baby RISC-Vs
- 32-bit RISC-V ISA

GALAXY

All RISC-V Programmable *Within the Tensix Core*

- 3 user C kernels program a single Tensix core
	- 1 compute kernel
	- 2 data movement kernels

GALAXY

Tensix Core – Data Movement

- 2 data movement kernels
- Asynchronous reads & writes
- Access to all SRAM & DRAM banks
- Memory barriers
- Atomic semaphores

noc_async_read $\frac{1}{2}$ noc_async_read_barrier noc_semaphore_set * $vo:$ noc_semaphore_inc inline void noc_semaphore_inc(uint64_t addr, uint32_t incr) The Tensix core executing this function call initiates an atomic increment (with 32-bit wrap) of a remote Tensix core L1 memory address. This L1 size memory address is used as a semaphore of size 4 Bytes, as a synchronization mechanism. Return value: None Argument **Description** Type **Valid Range** Requirer add Encoding of the destination location (x,y)+address uint64 t DOX-TODO(insert a reference to what constitutes valid coords) True

uint32_t

Any uint32 t value

incr

The value to increment by

Tensix Core – Data Movement

Blackhole: Built for AI Data Movement Patterns

- Data patterns in MatMuls, Convolutions, and Sharded Data Layouts are regular.
- They have a great mapping to Mesh Architecture

